



**512K x 36, 1M x 18  
2.5V Synchronous ZBT™ SRAMs  
2.5V I/O, Burst Counter  
Pipelined Outputs**

**IDT71T75602  
IDT71T75802**

## Features

- ◆ 512K x 36, 1M x 18 memory configurations
- ◆ Supports high performance system speed - 200 MHz (3.2 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (BW1 - BW4) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 2.5V power supply ( $\pm 5\%$ )
- ◆ 2.5V I/O Supply (VDDQ)
- ◆ Power down controlled by ZZ input
- ◆ Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)

## Description

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71T75602/802 contain data I/O, address and control signal registers. Outputenable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable CEN pin allows operation of the IDT71T75602/802 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values.

There are three chip enable pins (CE1, CE2, CE3) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/LD is low, no new memory operation can be initiated.

## Pin Description Summary

Pin Name	Function	Type	Notes
A0-A19	Address Inputs	Input	Synchronous
CE1, CE2, CE3	Chip Enables	Input	Synchronous
OE	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
BW1, BW2, BW3, BW4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	IO	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
VSS	Ground	Supply	Static

5313 b1 01

OCTOBER 2008

## Recommended DC Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
VDD	Core Supply Voltage	2.375	2.5	2.625	V
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage - Inputs	1.7	—	VDD+0.3	V
VIH	Input High Voltage - I/O	1.7	—	VDDQ+0.3	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.7	V

5313tbl03

### NOTE:

1 VIL (min) = -0.8V for pulse width less than tCyc/2, once per cycle

## Recommended Operating Temperature and Supply Voltage


Grade	Ambient Temperature <sup>(1)</sup>	VSS	VDD	VDDQ
Commercial	0° C to +70° C	OV	2.5V ± 5%	2.5V ± 5%
Industrial	-40° C to +85° C	OV	2.5V ± 5%	2.5V ± 5%

5313tbl06

### NOTE:

1 During production testing the case temperature equals the ambient temperature

## Pin Configuration — 512K x 36




5313drw02

## Top View 100 TQFP

### NOTES:

- Pins 14, 16 and 66 do not have to be connected directly to Vdd as long as the input voltage is  $\geq V_{IH}$
- Pins 38, 39 and 43 will be pulled internally to Vdd if not actively driven. To disable the TAP controller without interfering with normal operation several settings are possible. Pins 38, 39 and 43 could be tied to Vdd or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

## Pin Configuration — 1Mx 18



## Top View 100TQFP

### NOTES:

- Pins 14, 16, and 66 do not have to be connected directly to Vdd as long as the input voltage is  $\geq V_{IH}$
- Pins 38, 39 and 43 will be pulled internally to Vdd if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to Vdd or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device

## 100-Pin TQFP Capacitance

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	5	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5313 Rev D2

## 119 BGA Capacitance

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5313 Rev D2

### NOTE:

- This parameter is guaranteed by device characterization, but not production tested

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial	Industrial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +3.6	-0.5 to +3.6	V
V <sub>TERM</sub> <sup>(3,4)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub>	-0.5 to V <sub>DD</sub>	V
V <sub>TERM</sub> <sup>(4,5)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>TERM</sub> <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DDQ</sub> +0.5	-0.5 to V <sub>DDQ</sub> +0.5	V
T <sub>A</sub> <sup>(7)</sup>	Operating Ambient Temperature	0 to +70	-40 to +85	°C
T <sub>UAS</sub>	Temperature Under Bias	-55 to +125	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	2.0	2.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

5313 Rev D2

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vdd terminals only
- VddQ terminals only
- Input terminals only
- I/O terminals only.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VddQ during power supply ramp up.
- During production testing, the case temperature equals T<sub>A</sub>.

## 165fBGA Capacitance

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5313 Rev D2

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 2.5V \pm 5\%$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{IL} $	Input Leakage Current	$V_{DD} = \text{Max}$ , $V_{IN} = 0V$ to $V_{DD}$	—	5	$\mu A$
$ I_{LJ} $	LBO, JTAG and ZZ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max}$ , $V_{IN} = 0V$ to $V_{DD}$	—	30	$\mu A$
$ I_{LO} $	Output Leakage Current	$V_{OUT} = 0V$ to $V_{DD}$ , Device Deselected	—	5	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = +6mA$ , $V_{DD} = \text{Min}$	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -6mA$ , $V_{DD} = \text{Min}$	2.0	—	V

NOTE:

1 The LBO TMS TDI, TCK and TRST pins will be internally pulled to V<sub>DD</sub> and the ZZ pin will be internally pulled to V<sub>SS</sub> if they are not actively driven in the application

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> ( $V_{DD} = 2.5V \pm 5\%$ )

Symbol	Parameter	Test Conditions	200MHz		166MHz		150MHz		133MHz		100MHz		Unit
			Com'l	Ind									
$I_{DD}$	Operating Power Supply Current	Device Selected, Outputs Open $ADV/LD = X$ $V_{DD} = \text{Max}$ $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , $f = f_{MAX}^{(2)}$	275	295	245	265	215	235	195	215	175	195	mA
$I_{SB1}$	CMOS Standby Power Supply Current	Device Deselected, Outputs Open $V_{DD} = \text{Max}$ $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ $f = 0^{(2,3)}$	40	60	40	60	40	60	40	60	40	60	mA
$I_{SB2}$	Clock Running Power Supply Current	Device Deselected, Outputs Open $V_{DD} = \text{Max}$ $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ $f = f_{MAX}^{(2,3)}$	80	100	70	90	60	80	50	70	45	65	mA
$I_{SB3}$	Idle Power Supply Current	Device Selected, Outputs Open $CEN \geq V_{IH}$ $V_{DD} = \text{Max}$ $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$	60	80	60	80	60	80	60	80	60	80	mA
$I_{ZZ}$	Full Sleep Mode Supply Current	Device Selected, Outputs Open $CEN \leq V_{IH}$ $V_{DD} = \text{Max}$ $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$ , $ZZ \geq V_{HD}$	40	60	40	60	40	60	40	60	40	60	mA

NOTES:


1 All values are maximum guaranteed values

2 At  $f = f_{MAX}$  inputs are cycling at the maximum frequency of read cycles of  $1/t_{CYC}$ ;  $f=0$  means no input lines are changing

3 For I/Os  $V_{HD} = V_{DDQ} - 0.2V$   $V_{LD} = 0.2V$  For other inputs  $V_{HD} = V_{DD} - 0.2V$   $V_{LD} = 0.2V$

5313tbl 22


## AC Test Load



## AC Test Conditions

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	$(V_{DDQ}/2)$
Output Timing Reference Levels	$(V_{DDQ}/2)$
AC Test Load	See Figure 1

5313tbl 23



## AC Electrical Characteristics (V<sub>DD</sub> = 2.5V +/-5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	200MHz		166MHz		150MHz		133MHz		100MHz		Unit
		Min.	Max.									
t <sub>CYC</sub>	Clock Cycle Time	5	—	6	—	6.7	—	7.5	—	10	—	ns
t <sub>F</sub> <sup>(1)</sup>	Clock Frequency	—	200	—	166	—	150	—	133	—	100	MHz
t <sub>CH</sub> <sup>(2)</sup>	Clock High Pulse Width	1.8	—	1.8	—	2.0	—	2.2	—	3.2	—	ns
t <sub>CL</sub> <sup>(2)</sup>	Clock Low Pulse Width	1.8	—	1.8	—	2.0	—	2.2	—	3.2	—	ns
<b>Output Parameters</b>												
t <sub>CD</sub>	Clock High to Valid Data	—	3.2	—	3.5	—	3.8	—	4.2	—	5	ns
t <sub>CDC</sub>	Clock High to Data Change	10	—	10	—	15	—	15	—	15	—	ns
t <sub>CLZ</sub> <sup>(3,4,5)</sup>	Clock High to Output Active	10	—	10	—	15	—	15	—	15	—	ns
t <sub>CHZ</sub> <sup>(3,4,5)</sup>	Clock High to Data High-Z	10	3	10	3	15	3	15	3	15	3.3	ns
t <sub>OE</sub>	Output Enable Access Time	—	3.2	—	3.5	—	3.8	—	4.2	—	5	ns
t <sub>OLZ</sub> <sup>(3,4)</sup>	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(3,4)</sup>	Output Enable High to Data High-Z	—	3.2	—	3.5	—	3.8	—	4.2	—	5	ns
<b>Set Up Times</b>												
t <sub>SE</sub>	Clock Enable Setup Time	14	—	15	—	15	—	17	—	20	—	ns
t <sub>SA</sub>	Address Setup Time	14	—	15	—	15	—	17	—	20	—	ns
t <sub>SD</sub>	Data In Setup Time	14	—	15	—	15	—	17	—	20	—	ns
t <sub>SW</sub>	Read/Write (R/W) Setup Time	14	—	15	—	15	—	17	—	20	—	ns
t <sub>SADV</sub>	Advance/Load (ADV/LD) Setup Time	14	—	15	—	15	—	17	—	20	—	ns
t <sub>SCE</sub>	Chip Enable/Select Setup Time	14	—	15	—	15	—	17	—	2.0	—	ns
t <sub>SB</sub>	Byte Write Enable (BWx) Setup Time	14	—	15	—	15	—	17	—	20	—	ns
<b>Hold Times</b>												
t <sub>EH</sub>	Clock Enable Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HA</sub>	Address Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HW</sub>	Read/Write (R/W) Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HADV</sub>	Advance/Load (ADV/LD) Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HB</sub>	Byte Write Enable (BWx) Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns

### NOTES:

- 1 t<sub>F</sub> = 1/t<sub>CYC</sub>
- 2 Measured as HIGH above 0.6V<sub>DDQ</sub> and LOW below 0.4V<sub>DDQ</sub>.
- 3 Transition is measured  $\pm 200\text{mV}$  from steady-state
- 4 These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested
- 5 To avoid bus contention, the output buffers are designed such that t<sub>CHZ</sub> (device turn-off) is faster than t<sub>CLZ</sub> (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t<sub>CLZ</sub> is a Min parameter that is worse case at totally different test conditions (0 deg C, 2.625V) than t<sub>CHZ</sub> which is a Max parameter (worse case at 70 deg C, 2.375V)

5313tbl24

## JTAG Interface Specification



M5313 drw 01

### NOTES:

- 1 Device inputs = All device inputs except TDI, TMS and  $\overline{\text{TRST}}$
- 2 Device outputs = All device outputs except TDO
- 3 During power up,  $\overline{\text{TRST}}$  could be driven low or not be used since the JTAG circuit resets automatically.  $\overline{\text{TRST}}$  is an optional JTAG reset

## JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

Symbol	Parameter			
		Min.	Max.	Units
tJCYC	JTAG Clock Input Period	100	—	ns
tJCH	JTAG Clock HIGH	40	—	ns
tJCL	JTAG Clock Low	40	—	ns
tJR	JTAG Clock Rise Time	—	5 <sup>(1)</sup>	ns
tJF	JTAG Clock Fall Time	—	5 <sup>(1)</sup>	ns
tJRST	JTAG Reset	50	—	ns
tJRCSR	JTAG Reset Recovery	50	—	ns
tJCD	JTAG Data Output	—	20	ns
tJDC	JTAG Data Output Hold	0	—	ns
tJS	JTAG Setup	25	—	ns
tJH	JTAG Hold	25	—	ns

M5313tbl 01

### NOTES:

- 1 Guaranteed by design
- 2 AC Test Load (Fig. 1) on external output signals
- 3 Refer to AC Test Conditions stated earlier in this document
- 4 JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet

## Scan Register Sizes


Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

M5313tbl 03

### NOTE:


- 1 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative

## 100-Pin Thin Quad Flatpack (TQFP) Package Diagram Outline




### NOTES:


- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm**
- DATUMS **A-8** AND **D-8** TO BE DETERMINED AT DATUM FLANE **(M-)**
- DIMENSIONS **D** AND **E** ARE TO BE DETERMINED AT SEATING PLANE **(E-)**
- DIMENSIONS **D1** AND **E1** DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. **D1** AND **E1** ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION **b** DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .05 mm IN EXCESS OF THE **b** DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION JE-135 VARIATION DJ AND BX



	MIN	MAX
P	22.80	23.00
P1	19.80	20.00
P2	18.65 BSC	
Q	16.80	17.00
Q1	13.80	14.00
Q2	12.35 BSC	
X	.30	.50
e	.65 BSC	
N	100	



## Timing Waveform of $\overline{OE}$ Operation<sup>(1)</sup>



5313 drw 11

**NOTE:**

- 1 A read operation is assumed to be in progress

## Ordering Information

XXXX	S	XX	XX	X	
Device Type	Power	Speed	Package		
				Blank	Commercial ( $0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ )
				I	Industrial ( $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ )
			PF	100-Pin Plastic Thin Quad Flatpack (TQFP)	
			PFG	TQFP - Green	
			BG	119 Ball Grid Array (BGA)	
			BGG	BGA - Green	
			200		
			166		
			150		
			133		
			100		
				200	Clock Frequency in Megahertz
				166	
				150	
				133	
				100	
				71T75602	512Kx36 Pipelined ZBT SRAM
				71T75802	1Mx18 Pipelined ZBT SRAM

5313 drw 12